



# XIPHOS Series

## User Manual

Getting started, hardware setup, and software programming

v1.0

February 5, 2026

<b>Company:</b>	REIDITE Electronics
<b>Document:</b>	XIPHOS User Manual
<b>Status:</b>	Release 1.0 – Distribution



## 1 Release evolution

---

The following table lists document releases and their dates.

<b>Version</b>	<b>Date</b>	<b>Changes</b>
v0.1	2025-01-22	Initial draft of document structure.
v1.0	2025-02-02	Release 1.0 for distribution.
v1.1	2026-01-26	Pinout updated from official diagram; diagram embedded in Models datasheet; new Pinout reference document added.

## 2 Hardware version guide

---

This documentation applies to XIPHOS hardware version **3.2.0**. Ensure that your module and carrier design match this revision; for other hardware versions, contact REIDITE Electronics or refer to the [XIPHOS product page \(downloads\)](#).

# Contents

---

<b>1</b>	<b>Release evolution</b>	<b>2</b>
<b>2</b>	<b>Hardware version guide</b>	<b>3</b>
<b>3</b>	<b>Getting started</b>	<b>7</b>
3.1	What you need . . . . .	7
3.2	Document set . . . . .	7
<b>4</b>	<b>Hardware setup</b>	<b>7</b>
4.1	Unpacking and handling . . . . .	7
4.2	Installing the module on the carrier board . . . . .	7
4.3	Power connection . . . . .	8
4.4	Phantom Forge® variants (XIPHOS-X3, XIPHOS-X4) . . . . .	8
<b>5</b>	<b>Software and programming</b>	<b>8</b>
5.1	Development toolchain . . . . .	8
5.2	First-time programming (MCU) . . . . .	8
5.3	First-time programming (FPGA) . . . . .	8
5.4	In-field updates . . . . .	9
<b>6</b>	<b>Connectors and carrier interface</b>	<b>9</b>
6.1	Connector identification . . . . .	9
6.2	Pinout diagram . . . . .	9
6.3	Using the pinout . . . . .	11
6.4	Mating and unmating . . . . .	11
<b>7</b>	<b>Troubleshooting</b>	<b>11</b>
7.1	Module does not power up or show signs of life . . . . .	11
7.2	Debugger cannot connect (MCU) . . . . .	11
7.3	FPGA does not configure . . . . .	11
7.4	Ethernet or other interfaces not working . . . . .	11
7.5	Where to get help . . . . .	12
<b>8</b>	<b>Safety and warnings</b>	<b>12</b>
8.1	Electrical safety . . . . .	12
8.2	ESD and handling . . . . .	12
8.3	Environment and disposal . . . . .	12
8.4	Compliance . . . . .	12
<b>9</b>	<b>Revision history</b>	<b>12</b>
<b>10</b>	<b>Disclaimer</b>	<b>13</b>

## List of Figures

---

## List of Tables

---

1	Revision history. . . . .	12
---	---------------------------	----

## 3 Getting started

---

This manual describes how to use the XIPHOS System-on-Module (SoM) in your application. It complements the *XIPHOS Family Datasheet*, the *XIPHOS Models Datasheet*, and the *XIPHOS Mechanical Datasheet*, which contain electrical, mechanical, and model-specific specifications.

### 3.1 What you need

Before integrating a XIPHOS module, ensure you have:

- A XIPHOS module (XIPHOS-X1, XIPHOS-X2, XIPHOS-X3, or XIPHOS-X4) and its datasheets.
- A carrier board designed for the XIPHOS pinout, or the mechanical and electrical drawings to design one.
- A **5 V** power supply capable of delivering at least the maximum current specified for your variant (see the Models Datasheet).
- Mating connectors (Hirose FX11LA-100/10 or equivalent) on the carrier board, correctly placed according to the mechanical documentation.
- For software development: a debug probe (ST-LINK, J-Link, or compatible) and the recommended toolchain (STM32CubeIDE, GCC ARM, Lattice Radiant or iCEcube2 for the FPGA).

### 3.2 Document set

- **Family Datasheet** — Overview, architecture, features, applications, and ordering.
- **Models Datasheet** — MCU/FPGA details, pinout, electrical and operating conditions, and model comparison.
- **Mechanical Datasheet** — Board outline, connector placement, mounting holes, stack height, and tolerances.
- **User Manual** (this document) — Step-by-step hardware setup, software programming, connector usage, and troubleshooting.
- **Pinout Reference** — Connector pinout diagram (J1/J2).

All documents can be downloaded from the [XIPHOS product page \(downloads\)](#).

All XIPHOS modules are **RoHS free**. For compliance and disposal information, see the Models Datasheet.

## 4 Hardware setup

---

### 4.1 Unpacking and handling

1. Remove the module from its packaging in an ESD-safe area. Use a grounded wrist strap or work surface when handling the module.
2. Do not touch the connector pins or exposed components. Hold the module by the edges and avoid the connector mating area.
3. Check the module label to confirm the variant (XIPHOS-X1, XIPHOS-X2, XIPHOS-X3, or XIPHOS-X4) and that it matches your carrier design.

### 4.2 Installing the module on the carrier board

1. Ensure the carrier board is powered off and that the 5 V supply is disconnected.
2. Align the module connectors (J1 and J2) with the mating connectors on the carrier board. Refer to the Mechanical Datasheet for connector positions, orientation, and stack height.

3. Press the module firmly and evenly onto the carrier connectors until both connectors are fully seated. Do not apply excessive force or press on one side only; this can damage the connectors or the PCB.
4. Verify that the module sits flat and that there is no visible gap between the module and the carrier at the connector area.

### 4.3 Power connection

1. Connect the carrier board to a stable **5 V** supply within the specified voltage and current limits (see the Models Datasheet, Electrical specifications).
2. Apply power. The module does not have a separate power switch; power is controlled by the carrier board supply.
3. If the system does not start as expected, see 7 (Troubleshooting).

### 4.4 Phantom Forge® variants (XIPHOS-X3, XIPHOS-X4)

Encapsulated variants (XIPHOS-X3, XIPHOS-X4) have the same connector positions and pinout as open-frame variants. Installation and power steps are identical. The encapsulation improves resistance to humidity, dust, and mechanical stress; it does not change the electrical or software interface.

## 5 Software and programming

---

### 5.1 Development toolchain

- **MCU:** STM32CubeIDE or STM32CubeMX for project setup; GCC ARM and GDB for building and debugging. Use ST-LINK, J-Link, or OpenOCD for SWD/JTAG.
- **FPGA:** Lattice Radiant or iCEcube2, or the open-source toolchain (Yosys, nextpnr, IceStorm). Program the FPGA via JTAG during development.
- **RTOS:** FreeRTOS and other RTOSes are commonly used; refer to the application notes for recommended configurations.

### 5.2 First-time programming (MCU)

1. Connect your debug probe (ST-LINK or J-Link) to the SWD/JTAG pins on the carrier board. Pin assignments are in the Models Datasheet (Pinout).
2. Power the system with 5 V.
3. Open your IDE (e.g. STM32CubeIDE), load or create a project for the STM32H735, and build the application.
4. Start a debug session and run or flash the firmware. The MCU internal Flash and optional external Flash can be programmed via the debugger.

### 5.3 First-time programming (FPGA)

1. Connect the JTAG lines from your programmer to the FPGA JTAG pins on the carrier (see Pinout).
2. Use Lattice Radiant, iCEcube2, or the IceStorm tools to build the bitstream and program the FPGA via JTAG.
3. For production, the bitstream is often stored in external Flash and loaded by the MCU at boot; see the Models Datasheet (Programming and debug) for details.

## 5.4 In-field updates

The MCU supports firmware updates without a debugger via the on-chip bootloader (USB-DFU, UART, or other configured interfaces). Place the device in bootloader mode (e.g. via GPIO or power-up sequence) and deliver the new image over the selected channel. FPGA updates can be performed by storing a new bitstream and having the MCU reconfigure the FPGA at boot or on command.

# 6 Connectors and carrier interface

---

## 6.1 Connector identification

XIPHOS has two 100-pin board-to-board connectors:

- **J1** and **J2** — Hirose FX11LA-100/10 (or equivalent as specified in the mechanical documentation).
- They carry power, ground, and all digital and analogue signals (SPI, I<sup>2</sup>C, UART, GPIO, Ethernet, USB, CAN FD, FPGA I/O, debug).

The pinout is **identical across all variants** (XIPHOS-X1–XIPHOS-X4), so one carrier design can host any XIPHOS model.


## 6.2 Pinout diagram

The connector pinout (J1 and J2) is shown on the following pages. Use it together with the *XIPHOS Models Datasheet* for detailed tables and alternate functions.

1	VDD	71	GND
2	IOB_0A	72	IOB_31B
3	VDD	73	SPI4_SCK
4	IOB_0B	74	IOB_32B
5	IOB_0A	75	SPI1_MOSI
6	IOB_0A	76	SPI1_MISO
7	N.C.	77	SPI1_MISO
8	IOB_1A	78	IOB_35B
9	N.C.	79	IOB_34A
10	IOB_2A	80	IOB_34A
11	GND	81	SPI1_CLK
12	IOB_0A	82	GND
13	IOB_0B	83	I2C1_SCL
14	IOB_0B	84	IOB_32A
15	IOB_3B_C0	85	IOB_31A
16	IOB_3B_C0	86	IOB_21A
17	FPGA_3V3	87	IOB_22A
18	FPGA_3V3	88	IOB_22A
19	FPGA_3V3	89	IOB_21A
20	IOB_1A	90	GND
21	GND	91	IOB_19A
22	LED_RGB2	92	SPI2_MOSI
23	FPGA_1V2	93	SPI2_MISO
24	FPGA_1V2	94	IOB_16A
25	FPGA_1V2	95	IOB_13B
26	LED_RGB1	96	IOB_13B
27	LED_RGB0	97	CAN2_RX
28	LED_RGB0	98	CAN2_TX
29	FPGA1EN	99	C_RESET
30	IOB_10B	100	C_RESET
31	GND		
32	IOT_45A_C0		
33	GND		
34	GND		
35	DONE		
36	IOT_40B		
37	IOT_40B		
38	IOT_40B		
39	ETH_PWR_EN		
40	GND		
41	GND		
42	IOT_41B		
43	GPIO_14		
44	IOT_41A		
45	GPIO_15		
46	GND		
47	I2C2_SDA		
48	IOT_42B		
49	IOT_41A		
50	GND		
51	HDMI_CEC		
52	IOT_38B		
53	GND		
54	IOT_38A		
55	GND		
56	GND		
57	GND		
58	IOT_36B		
59	SPI5_MOSI		
60	IOT_37A		
61	GND		
62	GND		
63	GPIO_11		
64	IOB_23B		
65	SPI6_SCK		
66	IOB_29B_C0		
67	SPI6_MOSI		
68	IOB_29B		
69	SPI4_MISO		
70	GND		
71	GND		
72	IOB_31B		
73	SPI4_SCK		
74	IOB_32B		
75	SPI1_MOSI		
76	SPI1_MISO		
77	SPI1_MISO		
78	IOB_35B		
79	IOB_34A		
80	IOB_34A		
81	SPI1_CLK		
82	GND		
83	I2C1_SCL		
84	IOB_32A		
85	IOB_31A		
86	IOB_21A		
87	IOB_22A		
88	IOB_22A		
89	IOB_21A		
90	GND		
91	IOB_19A		
92	SPI2_MOSI		
93	SPI2_MISO		
94	IOB_16A		
95	IOB_13B		
96	IOB_13B		
97	CAN2_RX		
98	CAN2_TX		
99	C_RESET		
100	C_RESET		

Legenda:

POWER
STM Control
FPGA Control
Ethernet Control
I/O STM
I/O FPGA
I/O Ethernet
STM SPI
FPGA SPI
STM I2C
FPGA I2C
STM UART
STM CAN
STM USB
STM SDMMC
STM HDMI
GND
N.C. = Not Connected



# Pin Principal Alternativa Función

1	N.C.	31	GND
2	POWER_EN	32	SDMMC1_D0
3	N.C.	33	SDMMC1_D1
4	N.C.	34	SDMMC1_D2
5	VDD	35	GND
6	N.C.	36	GND
7	BOOT0	37	SDMMC1_D5
8	N.C.	38	SDMMC1_D0
9	N.C.	39	SDMMC1_D3
10	N.C.	40	SDMMC1_CMD
11	GND	41	GND
12	N.C.	42	GND
13	N.C.	43	GPIO_2
14	VIN	44	GPIO_3
15	VIN	45	GPIO_3
16	VIN	46	GPIO_13
17	VIN	47	GPIO_9
18	VIN	48	GPIO_8
19	VIN	49	GPIO_5
20	VIN	50	GPIO_5
21	VIN	51	GND
22	VIN	52	GND
23	VIN	53	UARTB_RX
24	VIN	54	UARTB_TX
25	VIN	55	GND
26	VDD	56	GND
27	N.C.	57	CAN2_RX
28	RESET	58	CAN2_TX
29	SDMMC1_D6	59	GND
30	GND	60	GND
31	GND	61	GND
32	SDMMC1_D7	62	I2C4_SDA
33	SDMMC1_D4	63	GND
34	SDMMC1_D4	64	GND
35	GND	65	DBG_JTDI
36	GND	66	GND
37	SDMMC1_D5	67	I2C4_SCL
38	SDMMC1_D0	68	GND
39	SDMMC1_D3	69	DBG_WNRST
40	SDMMC1_CMD	70	GND
41	GND	71	GND
42	GND	72	8SPI_P1_I01
43	GPIO_2	73	8SPI_P1_I02
44	GPIO_3	74	8SPI_P1_I03
45	GPIO_3	75	8SPI_P1_I04
46	GPIO_13	76	8SPI_P1_D0S
47	GPIO_9	77	8SPI_P1_NCS
48	GPIO_8	78	8SPI_P1_I05
49	GPIO_5	79	8SPI_P1_I06
50	GPIO_5	80	8SPI_P1_CLK
51	GND	81	GND
52	GND	82	GND
53	UARTB_RX	83	USB_PULLUP
54	UARTB_TX	84	USB_ID
55	GND	85	USB_DM
56	GND	86	USB_DP
57	CAN2_RX	87	USB_D+
58	CAN2_TX	88	USB_D-
59	GND	89	ETH_LED1
60	GND	90	GND
61	GND	91	ETH_1N
62	I2C4_SDA	92	ETH_2P
63	GND	93	ETH_2N
64	GND	94	ETH_1P
65	DBG_JTDI	95	ETH_3P
66	GND	96	ETH_3N
67	I2C4_SCL	97	ETH_0P
68	GND	98	GND
69	DBG_WNRST	99	GND
70	GND	100	GND
71	GND		
72	8SPI_P1_I01		
73	8SPI_P1_I02		
74	8SPI_P1_I03		
75	8SPI_P1_I04		
76	8SPI_P1_D0S		
77	8SPI_P1_NCS		
78	8SPI_P1_I05		
79	8SPI_P1_I06		
80	8SPI_P1_CLK		
81	GND		
82	GND		
83	USB_PULLUP		
84	USB_ID		
85	USB_DM		
86	USB_DP		
87	USB_D+		
88	USB_D-		
89	ETH_LED1		
90	GND		
91	ETH_1N		
92	ETH_2P		
93	ETH_2N		
94	ETH_1P		
95	ETH_3P		
96	ETH_3N		
97	ETH_0P		
98	GND		
99	GND		
100	GND		

## 6.3 Using the pinout

1. Use the *XIPHOS Models Datasheet*, Pinout section, for the exact pin assignments and alternate functions.
2. Many pins are multiplexed; ensure your firmware or bitstream configures the correct function (e.g. UART vs GPIO).
3. Pins are not 5 V tolerant unless stated in the pinout. Do not exceed the MCU/FPGA I/O voltage.
4. For Ethernet, USB, and other high-speed signals, follow controlled-impedance routing and grounding guidelines on the carrier to meet EMC and signal integrity requirements.

## 6.4 Mating and unmating

- To **remove** the module: power off, then carefully lift the module straight up from both connectors. Do not twist or pull at an angle.
- Repeated mating/unmating can wear the connectors; minimise cycles if possible. Use the vendor-recommended mating connector and footprint on the carrier.

## 7 Troubleshooting

---

### 7.1 Module does not power up or show signs of life

- Check that the carrier supplies a stable **5V** within the specified current capability and that polarity is correct.
- Verify that the module is fully seated on both connectors (J1 and J2).
- Inspect the connector area for bent pins, contamination, or damage.
- Confirm that the carrier board schematic matches the XIPHOS pinout (power and ground pins in particular).

### 7.2 Debugger cannot connect (MCU)

- Ensure SWD/JTAG lines (and VDD, GND if required by the probe) are correctly routed from the carrier to the debug connector.
- Check that no other driver or application is holding the debug interface (close other IDEs or tools).
- Try a power cycle: remove power, wait a few seconds, then reapply and retry the connection.
- If the MCU was set to disable the debug port, use the bootloader (e.g. USB-DFU or UART) to recover or re-enable debug access as per the product documentation.

### 7.3 FPGA does not configure

- Verify JTAG connectivity and that the correct voltage levels are used for the FPGA I/O.
- If the bitstream is loaded by the MCU at boot, ensure the MCU firmware has loaded the correct image and that the storage (e.g. Flash) is accessible and intact.
- Check the Models Datasheet for the recommended configuration flow (JTAG vs MCU-loaded).

### 7.4 Ethernet or other interfaces not working

- Confirm pin mapping and alternate function configuration in your firmware and carrier design.
- For Ethernet, ensure the PHY is powered and that RMII/RGMII (or applicable) signals are routed with correct impedance and length matching.

- Review the electrical and operating conditions; ensure the module is within the specified temperature and supply limits.

## 7.5 Where to get help

For further support, contact REIDITE Electronics with your module variant, carrier description, and a concise description of the symptom and steps already tried. Refer to the ordering section in the Family Datasheet for contact information.

## 8 Safety and warnings

### 8.1 Electrical safety

- Only use the module with the specified **5V** supply. Incorrect voltage or polarity can damage the module and void the warranty.
- Do not open or modify encapsulated (Phantom Forge®) variants; the encapsulation is part of the product design and protection.
- Ensure the carrier board and any external circuitry are designed for safe operation and do not expose users to hazardous voltages or currents.

### 8.2 ESD and handling

- Handle the module in an ESD-safe environment. Use grounded wrist straps and work surfaces when appropriate.
- Store and transport the module in anti-static packaging when not installed.

### 8.3 Environment and disposal

- Operate the module within the specified temperature and humidity limits for your variant (see the Models Datasheet).
- **Do not dispose of this equipment with household waste.** Electronic assemblies must be recycled or delivered to an authorised collection point in accordance with local regulations.

### 8.4 Compliance

XIPHOS modules comply with applicable CE marking and are **RoHS free**. For full compliance and certification details, refer to the Family and Models Datasheets.

## 9 Revision history

Changes to this manual are summarised in the following table.

Table 1: Revision history.

Version	Date	Changes
v0.1	2025-01-22	Initial release of User Manual.
v1.0	2025-02-02	Release 1.0 for distribution.
v1.1	2026-01-26	Documentation update; pinout reference and new Pinout document.

## 10 Disclaimer

---

This document is released as version 1.0 for distribution. For the latest revisions and product updates, refer to the REIDITE Electronics website and the [XIPHOS product page \(downloads\)](#). For the latest specifications, always refer to the official datasheets and the REIDITE Electronics website.